

Jan 24 05 01:30p Jacqueline J Garner

972-278-9775

p-1

RECEIVED
CENTRAL FAX CENTER

To: Technology Center 2800
From: Jacqueline J. Garner
Texas Instruments Incorporated
Phone: 214-532-9348

Total Pages Sent 8

JAN 24 2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Fred D. Bailey et al.

Art Unit: 2815

Serial No.: 09/452,691

Examiner: J. A. Fenty

Filing Date: 12/02/1999

Docket No.: TI-27935

Customer No.: 23494

Conf. No.: 1638

Title: AN INTEGRATED CIRCUIT HAVING A THIN FILM RESISTOR LOCATED
WITHIN A MULTILEVEL DIELECTRIC BETWEEN AN UPPER AND LOWER METAL
INTERCONNECT LAYER

CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the following papers are being transmitted by facsimile to the
U.S. Patent and Trademark Office at 703-872-9306 on the date shown below:


Jacqueline J. Garner, Reg. No. 36,144

January 24, 2005
Date

FACSIMILE COVER SHEET

FACSIMILE COVER SHEET
 NEW APPLICATION
 DECLARATION (# Pages)
 ASSIGNMENT (# Pages)
 FORMAL DRAWINGS
 INFORMAL DRAWINGS
 CONTINUATION APP'N (# Pages)
 DIVISIONAL APP'N

AMENDMENT (5 Pages)
 EOT 1mth (2 Pages)
 NOTICE OF APPEAL (# Pages)
 APPEAL (# Pages)
 ISSUE FEE (# Pages)
 REPLY BRIEF (IN TRIPPLICATE) (# Pages)

NAME OF INVENTOR(S):

Bailey

RECEIPT DATE & SERIAL NO.:

Serial No.: 09/452,691

Filing Date: 12/02/1999

Conf. No.: 1638

TITLE OF INVENTION:

An Integrated Circuit Having . . .

TI FILE NO.:

TI-27935

DEPOSIT ACCT. NO.:

20-0668

FAXED: 1/24/2005

DUE: 12/22/2004

ATTY/SEC'Y: JJG

This facsimile is intended only for the use of the address named and contains legally privileged and/or confidential information. If you are not the intended recipient of this telecopy, you are hereby notified that any dissemination, distribution, copying or use of this communication is strictly prohibited. Applicable privileges are not waived by virtue of the document having been transmitted by Facsimile. Any misdirected facsimiles should be returned to the sender by mail at the address indicated on this cover sheet.

Texas Instruments Incorporated
PO Box 655474, M/S 3999
Dallas, TX 75074

Jan 24 05 01:30p

Jacqueline J. Garner **CENTRAL FAX CENTER** 972-278-9775

p. 2

JAN 24 2005

Response under 37 CFR 1.116
Examining Group 2815

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Fred D. Bailey et al.

Art Unit: 2815

Serial No.: 09/452,691

Examiner: J. A. Fenty

Filing Date: 12/02/1999

Docket No.: TI-27935

Customer No.: 23494

Conf. No.: 1638

Title: AN INTEGRATED CIRCUIT HAVING A THIN FILM RESISTOR LOCATED
WITHIN A MULTILEVEL DIELECTRIC BETWEEN AN UPPER AND LOWER METAL
INTERCONNECT LAYER

AMENDMENT AFTER FINAL UNDER 37 CFR §1.116

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the following papers are being
transmitted by facsimile to the U.S. Patent and
Trademark Office at (703) 872 - 9306 on 1/24/2005.


Jacqueline J. Garner
Reg. No. 36,144

Dear Sir:

The following amendments and remarks are offered in response to the Examiner's Office Action dated 09/22/2004. They are respectfully submitted as a full and complete response to that Action.

Please amend the above-referenced application as follows:

There are no Amendments to the Specification.

Amendments to the Claims are reflected in the listing of claims that begin on page 2 of this paper.

There are no Amendments to the Drawings.

The Remarks begin on page 4.